Design of multi-FPGAs processor based system for remote sensing image high-speed compression

[1] Hu H.A real-time high resolution image compression system based on ADV212[C]//2009 IEEE International Conference on Image and Signal Processing (CISP).Piscataway,NJ:IEEE Inc,2010:1-4[2] 葛宝珊,李波.基于多DSP的遥感图像压缩系统[J].计算机工程与设计,2007,28(21):5139-5140,5155 Ge Baoshan,Li Bo.Remote sensing image compression system based on multi-DSP[J].Chinese Journal of Computer Engineering and Design,2007,28(21):5139-5140,5155(in Chinese)[3] Tao Qu,Cong Tang,Zhang Yuyu.The design and implementation of the core algorithm of embedded real-time image compression technology[J].Journal of Key Engineering Materials,2011,480/481:1618-1622[4] 熊君君,王贞松.星载SAR实时成像处理器的FPGA实现[J].电子学报,2005,33(6):1070-1072 Xiong Junjun,Wang Zhensong.The FPGA design of on board SAR real time imaging processor[J].Chinese Journal of Acta Electronica Sinica,2005,33(6):1070-1072(in Chinese)[5] 文义红.面向遥感图像压缩的视觉量化与位平面编码的算法研究[D].北京:北京亚洲成人在线一二三四五六区计算机学院,2011 Wen Yihong.The study of visual quantization an bit-plane coding algorithms for remote-sensor image[D].Beijing:School of Computer Science and Technology,Beijing University of Aeronautics and Astronautics,2011(in Chinese)[6] Bouriciusw G.Reliability modeling for fault to lerant computers[J].IEEE Tranctions on Computers,1971,C-20:1306-1311[7] Virtex-5 family overview[DB/OL].San Jose:Xilinx Inc, 2009[2009-02-06].[8] Saripalli V.Exploiting heterogeneity for energy efficiency in chip multiprocessors[J].Emerging and Selected Topics in Circuits and Systems,IEEE Journal on,2011,1(2):109-119